Analog Decoders and Receivers for High Speed Applications
نویسندگان
چکیده
The ever increasing speed of data transmission especially in optical channels, in magnetic recording devices and in wireless links makes it necessary to look at new receiver structures which are capable of high speed processing at low power consumption. Analog, nonlinear and highly parallel operating circuits can perform the task of equalization, differential detection, channel decoding and in some cases of source decoding normally assigned to digital processors and circuits. The first prototype analog VLSI chips of simple decoder components are available and perform well at speeds up to 10 Gbit/s. Keywords— High speed receivers, turbo decoding, analog VLSI, tailbiting convolutional codes, analog equalizers
منابع مشابه
Analog Decoding: the State of the Art
Analog soft iterative error control decoders use analog computation to decode digital information. Analog soft-information processors offer the power of iterative decoding with a very small transistor count, enabling fully parallel decoding at low cost. They can be implemented in several technologies: BiCMOS and SiGe analog decoders are suitable for high-speed applications beyond 10 Gbit per se...
متن کاملDesign Methodology for Analog Vlsi Implementations of Error Control Decoders
In order to reach the Shannon limit, researchers have found more efficient error control coding schemes. However, the computational complexity of such error control coding schemes is a barrier to implementing them. Recently, researchers have found that bioinspired analog network decoding is a good approach with better combined power/speed performance than its digital counterparts. However, the ...
متن کاملA High-Speed Analog Turbo Decoder
A new type of iterative decoders based on analog computing networks, which are used to decode powerful error-correcting schemes, such as Turbo and Low-density parity-check (LDPC) codes, outperform their digital counterparts in terms of power consumption and speed. Only few analog Turbo decoders, all of them based on CMOS subthreshold technology have been implemented till now. This paper aims to...
متن کاملLow Power High Speed Cntfet Based Differential Analog Viterbi Decoder Architecture
Differential Analog Viterbi Decoding (DAVD) for Forward-Error-Correction (FEC) is used in channel coding for digital communications. The use of analog circuits to reduce the size and power consumption of channel decoders such as Viterbi decoders has been an active area of research over the recent years. In this paper, differential analog Viterbi decoder architecture is proposed and implemented ...
متن کاملDesign and Test of Error Control Decoders in Analog Cmos
Error control decoders are widely used in communication applications. Analog CMOS implementations of error control decoders may outperform digital implementations in portable applications where power is limited. However, there have been little circuit level analyses of analog decoder designs. This dissertation covers the related analog circuits in the decoder design based on the extended (8, 4)...
متن کامل